s2_l2a: Sentinel-2a and Sentinel-2b imagery, processed to Level 2A (Surface Reflectance) and converted to Cloud Optimized GeoTIFFs

32QMG across 2018

GeoJSON
2018-12-29 10:05:22 S2A_OPER_MSI_L2A_TL_SGS__20181229T121118_A018380_T32QMG_N02.11
2018-12-27 10:15:17 S2B_OPER_MSI_L2A_TL_MPS__20181227T125927_A009443_T32QMG_N02.11
2018-12-24 10:05:25 S2B_OPER_MSI_L2A_TL_SGS__20181224T122532_A009400_T32QMG_N02.11
2018-12-22 10:15:12 S2A_OPER_MSI_L2A_TL_SGS__20181222T121654_A018280_T32QMG_N02.11
2018-12-19 10:05:20 S2A_OPER_MSI_L2A_TL_SGS__20181219T121533_A018237_T32QMG_N02.11
2018-12-17 10:15:15 S2B_OPER_MSI_L2A_TL_MPS__20181217T125326_A009300_T32QMG_N02.11
2018-12-14 10:05:23 S2B_OPER_MSI_L2A_TL_SGS__20181214T140003_A009257_T32QMG_N02.11
2018-12-12 10:15:12 S2A_OPER_MSI_L2A_TL_SHIT_20190907T122911_A018137_T32QMG_N00.01
2018-12-09 10:05:21 S2A_OPER_MSI_L2A_TL_SHIT_20190907T112856_A018094_T32QMG_N00.01
2018-12-07 10:15:15 S2B_OPER_MSI_L2A_TL_SHIT_20200916T233833_A009157_T32QMG_N00.01
2018-12-04 10:05:24 S2B_OPER_MSI_L2A_TL_SHIT_20200915T220928_A009114_T32QMG_N00.01
2018-12-02 10:15:12 S2A_OPER_MSI_L2A_TL_SHIT_20190907T132749_A017994_T32QMG_N00.01
2018-11-29 10:05:20 S2A_OPER_MSI_L2A_TL_SHIT_20200916T041528_A017951_T32QMG_N00.01
2018-11-27 10:15:16 S2B_OPER_MSI_L2A_TL_SHIT_20201104T233449_A009014_T32QMG_N00.01
2018-11-24 10:05:25 S2B_OPER_MSI_L2A_TL_S2RP_20230726T152147_A008971_T32QMG_N05.00
2018-11-24 10:05:25 S2B_OPER_MSI_L2A_TL_SHIT_20190907T223255_A008971_T32QMG_N00.01
2018-11-22 10:15:13 S2A_OPER_MSI_L2A_TL_SHIT_20200918T082843_A017851_T32QMG_N00.01
2018-11-19 10:05:22 S2A_OPER_MSI_L2A_TL_SHIT_20201103T031019_A017808_T32QMG_N00.01
2018-11-17 10:15:17 S2B_OPER_MSI_L2A_TL_SHIT_20201025T122116_A008871_T32QMG_N00.01
2018-11-17 10:15:17 S2B_OPER_MSI_L2A_TL_S2RP_20230817T232958_A008871_T32QMG_N05.00
2018-11-14 10:05:26 S2B_OPER_MSI_L2A_TL_SHIT_20190908T010428_A008828_T32QMG_N00.01
2018-11-12 10:15:15 S2A_OPER_MSI_L2A_TL_SHIT_20200918T112711_A017708_T32QMG_N00.01
2018-11-09 10:05:24 S2A_OPER_MSI_L2A_TL_SHIT_20200916T111831_A017665_T32QMG_N00.01
2018-11-07 10:15:18 S2B_OPER_MSI_L2A_TL_SHIT_20201014T162156_A008728_T32QMG_N00.01
2018-11-04 10:05:26 S2B_OPER_MSI_L2A_TL_S2RP_20230708T072300_A008685_T32QMG_N05.00
2018-11-04 10:05:03 S2B_OPER_MSI_L2A_TL_SHIT_20200916T195615_A008685_T32QMG_N00.01
2018-11-02 10:09:20 S2A_OPER_MSI_L2A_TL_SHIT_20200917T052723_A017565_T32QMG_N00.01
2018-10-30 09:53:51 S2A_OPER_MSI_L2A_TL_SHIT_20201018T194252_A017522_T32QMG_N00.01
2018-10-28 10:15:18 S2B_OPER_MSI_L2A_TL_S2RP_20230808T102728_A008585_T32QMG_N05.00
2018-10-28 10:14:13 S2B_OPER_MSI_L2A_TL_SHIT_20200917T123118_A008585_T32QMG_N00.01
2018-10-25 10:00:53 S2B_OPER_MSI_L2A_TL_SHIT_20200916T185524_A008542_T32QMG_N00.01
2018-10-23 10:14:33 S2A_OPER_MSI_L2A_TL_SHIT_20200918T032749_A017422_T32QMG_N00.01
2018-10-20 10:05:26 S2A_OPER_MSI_L2A_TL_S2RP_20230706T011635_A017379_T32QMG_N05.00
2018-10-20 10:04:37 S2A_OPER_MSI_L2A_TL_SHIT_20200915T132414_A017379_T32QMG_N00.01
2018-10-18 10:15:17 S2B_OPER_MSI_L2A_TL_S2RP_20230706T162551_A008442_T32QMG_N05.00
2018-10-18 10:12:25 S2B_OPER_MSI_L2A_TL_SHIT_20200915T225431_A008442_T32QMG_N00.01
2018-10-15 09:59:02 S2B_OPER_MSI_L2A_TL_SHIT_20201030T003438_A008399_T32QMG_N00.01
2018-10-13 10:08:59 S2A_OPER_MSI_L2A_TL_SHIT_20200916T033052_A017279_T32QMG_N00.01
2018-10-10 09:58:01 S2A_OPER_MSI_L2A_TL_SHIT_20201029T205623_A017236_T32QMG_N00.01
2018-10-08 10:15:16 S2B_OPER_MSI_L2A_TL_S2RP_20230728T203637_A008299_T32QMG_N05.00
2018-10-08 10:08:22 S2B_OPER_MSI_L2A_TL_SHIT_20200915T055122_A008299_T32QMG_N00.01
2018-10-05 10:05:24 S2B_OPER_MSI_L2A_TL_S2RP_20230808T193155_A008256_T32QMG_N05.00
2018-10-05 10:03:06 S2B_OPER_MSI_L2A_TL_SHIT_20201012T082645_A008256_T32QMG_N00.01
2018-10-03 10:15:17 S2A_OPER_MSI_L2A_TL_S2RP_20230620T195415_A017136_T32QMG_N05.00
2018-10-03 10:13:22 S2A_OPER_MSI_L2A_TL_SHIT_20200916T103328_A017136_T32QMG_N00.01
2018-09-30 10:04:54 S2A_OPER_MSI_L2A_TL_SHIT_20200924T105754_A017093_T32QMG_N00.01
2018-09-28 10:15:15 S2B_OPER_MSI_L2A_TL_S2RP_20230730T075923_A008156_T32QMG_N05.00
2018-09-28 10:08:05 S2B_OPER_MSI_L2A_TL_SHIT_20200924T071213_A008156_T32QMG_N00.01
2018-09-25 10:05:22 S2B_OPER_MSI_L2A_TL_S2RP_20230729T081121_A008113_T32QMG_N05.00
2018-09-25 09:55:55 S2B_OPER_MSI_L2A_TL_SHIT_20200924T112721_A008113_T32QMG_N00.01
2018-09-23 10:13:57 S2A_OPER_MSI_L2A_TL_SHIT_20200923T234910_A016993_T32QMG_N00.01
2018-09-20 10:05:24 S2A_OPER_MSI_L2A_TL_S2RP_20230821T161804_A016950_T32QMG_N05.00
2018-09-20 09:53:28 S2A_OPER_MSI_L2A_TL_SHIT_20200923T201144_A016950_T32QMG_N00.01
2018-09-18 10:05:17 S2B_OPER_MSI_L2A_TL_SHIT_20200923T171627_A008013_T32QMG_N00.01
2018-09-15 10:05:20 S2B_OPER_MSI_L2A_TL_S2RP_20230707T033025_A007970_T32QMG_N05.00
2018-09-15 10:02:11 S2B_OPER_MSI_L2A_TL_SHIT_20190908T155951_A007970_T32QMG_N00.01
2018-09-13 10:11:48 S2A_OPER_MSI_L2A_TL_SHIT_20200923T102047_A016850_T32QMG_N00.01
2018-09-10 10:05:03 S2A_OPER_MSI_L2A_TL_SHIT_20200923T053756_A016807_T32QMG_N00.01
2018-09-08 10:15:11 S2B_OPER_MSI_L2A_TL_S2RP_20230815T021518_A007870_T32QMG_N05.00
2018-09-08 10:11:42 S2B_OPER_MSI_L2A_TL_SHIT_20200923T023255_A007870_T32QMG_N00.01
2018-09-05 10:05:20 S2B_OPER_MSI_L2A_TL_S2RP_20230712T194508_A007827_T32QMG_N05.00
2018-09-05 09:59:57 S2B_OPER_MSI_L2A_TL_SHIT_20190908T183047_A007827_T32QMG_N00.01
2018-09-03 10:15:18 S2A_OPER_MSI_L2A_TL_S2RP_20230731T082812_A016707_T32QMG_N05.00
2018-09-03 10:07:26 S2A_OPER_MSI_L2A_TL_SHIT_20200922T151206_A016707_T32QMG_N00.01
2018-08-31 10:05:27 S2A_OPER_MSI_L2A_TL_S2RP_20230814T020802_A016664_T32QMG_N05.00
2018-08-31 10:05:00 S2A_OPER_MSI_L2A_TL_SHIT_20190908T194714_A016664_T32QMG_N00.01
2018-08-29 10:15:11 S2B_OPER_MSI_L2A_TL_S2RP_20230731T080426_A007727_T32QMG_N05.00
2018-08-29 10:07:37 S2B_OPER_MSI_L2A_TL_SHIT_20190908T201855_A007727_T32QMG_N00.01
2018-08-26 10:05:20 S2B_OPER_MSI_L2A_TL_S2RP_20230825T201226_A007684_T32QMG_N05.00
2018-08-26 10:00:38 S2B_OPER_MSI_L2A_TL_SHIT_20190908T210611_A007684_T32QMG_N00.01
2018-08-24 10:15:19 S2A_OPER_MSI_L2A_TL_S2RP_20230814T084926_A016564_T32QMG_N05.00
2018-08-24 10:11:50 S2A_OPER_MSI_L2A_TL_SHIT_20190908T213641_A016564_T32QMG_N00.01
2018-08-21 10:05:28 S2A_OPER_MSI_L2A_TL_S2RP_20230816T013306_A016521_T32QMG_N05.00
2018-08-21 09:53:39 S2A_OPER_MSI_L2A_TL_SHIT_20190908T222650_A016521_T32QMG_N00.01
2018-08-19 10:15:14 S2B_OPER_MSI_L2A_TL_S2RP_20230806T122858_A007584_T32QMG_N05.00
2018-08-19 10:03:23 S2B_OPER_MSI_L2A_TL_SHIT_20200921T175042_A007584_T32QMG_N00.01
2018-08-16 10:05:23 S2B_OPER_MSI_L2A_TL_S2RP_20230812T013012_A007541_T32QMG_N05.00
2018-08-16 09:54:21 S2B_OPER_MSI_L2A_TL_SHIT_20200921T150241_A007541_T32QMG_N00.01
2018-08-14 10:15:19 S2A_OPER_MSI_L2A_TL_S2RP_20230723T151455_A016421_T32QMG_N05.00
2018-08-14 10:13:32 S2A_OPER_MSI_L2A_TL_SHIT_20190909T001842_A016421_T32QMG_N00.01
2018-08-11 10:05:28 S2A_OPER_MSI_L2A_TL_S2RP_20230711T050103_A016378_T32QMG_N05.00
2018-08-11 10:01:51 S2A_OPER_MSI_L2A_TL_SHIT_20200918T194605_A016378_T32QMG_N00.01
2018-08-09 10:15:05 S2B_OPER_MSI_L2A_TL_SHIT_20200921T013124_A007441_T32QMG_N00.01
2018-08-06 10:05:25 S2B_OPER_MSI_L2A_TL_S2RP_20230710T225604_A007398_T32QMG_N05.00
2018-08-06 10:05:02 S2B_OPER_MSI_L2A_TL_SHIT_20201028T123013_A007398_T32QMG_N00.01
2018-08-04 10:15:20 S2A_OPER_MSI_L2A_TL_S2RP_20230807T164158_A016278_T32QMG_N05.00
2018-08-04 10:08:16 S2A_OPER_MSI_L2A_TL_SHIT_20190909T030046_A016278_T32QMG_N00.01
2018-08-01 10:05:29 S2A_OPER_MSI_L2A_TL_S2RP_20230801T152303_A016235_T32QMG_N05.00
2018-08-01 09:59:49 S2A_OPER_MSI_L2A_TL_SHIT_20200920T154456_A016235_T32QMG_N00.01
2018-07-30 10:08:19 S2B_OPER_MSI_L2A_TL_SHIT_20190911T151338_A007298_T32QMG_N00.01
2018-07-27 10:05:26 S2B_OPER_MSI_L2A_TL_S2RP_20230807T152802_A007255_T32QMG_N05.00
2018-07-27 09:58:11 S2B_OPER_MSI_L2A_TL_SHIT_20200919T054935_A007255_T32QMG_N00.01
2018-07-25 10:15:21 S2A_OPER_MSI_L2A_TL_S2RP_20230720T114756_A016135_T32QMG_N05.00
2018-07-25 10:11:42 S2A_OPER_MSI_L2A_TL_SHIT_20190909T054518_A016135_T32QMG_N00.01
2018-07-22 10:04:49 S2A_OPER_MSI_L2A_TL_SHIT_20200924T214019_A016092_T32QMG_N00.01
2018-07-20 10:15:18 S2B_OPER_MSI_L2A_TL_S2RP_20230628T001904_A007155_T32QMG_N05.00
2018-07-20 10:14:50 S2B_OPER_MSI_L2A_TL_SHIT_20190909T070612_A007155_T32QMG_N00.01
2018-07-17 10:05:27 S2B_OPER_MSI_L2A_TL_S2RP_20230820T103632_A007112_T32QMG_N05.00
2018-07-17 09:54:03 S2B_OPER_MSI_L2A_TL_SHIT_20200924T134617_A007112_T32QMG_N00.01
2018-07-15 10:15:21 S2A_OPER_MSI_L2A_TL_S2RP_20230716T160914_A015992_T32QMG_N05.00
2018-07-15 10:11:25 S2A_OPER_MSI_L2A_TL_SHIT_20200920T093124_A015992_T32QMG_N00.01
2018-07-12 10:04:02 S2A_OPER_MSI_L2A_TL_SHIT_20201011T111106_A015949_T32QMG_N00.01
2018-07-10 10:15:19 S2B_OPER_MSI_L2A_TL_S2RP_20230812T095421_A007012_T32QMG_N05.00
2018-07-10 10:14:44 S2B_OPER_MSI_L2A_TL_SHIT_20200919T222747_A007012_T32QMG_N00.01
2018-07-07 10:03:52 S2B_OPER_MSI_L2A_TL_SHIT_20190909T103915_A006969_T32QMG_N00.01
2018-07-05 10:15:24 S2A_OPER_MSI_L2A_TL_S2RP_20230713T082915_A015849_T32QMG_N05.00
2018-07-05 10:15:20 S2A_OPER_MSI_L2A_TL_S2RP_20230806T034936_A015849_T32QMG_N05.00
2018-07-05 10:15:18 S2A_OPER_MSI_L2A_TL_SHIT_20190909T110832_A015849_T32QMG_N00.01
2018-07-05 10:05:08 S2A_OPER_MSI_L2A_TL_SHIT_20200919T135658_A015849_T32QMG_N00.01
2018-07-02 10:04:49 S2A_OPER_MSI_L2A_TL_SHIT_20200918T212655_A015806_T32QMG_N00.01
2018-06-30 10:09:41 S2B_OPER_MSI_L2A_TL_SHIT_20200926T090605_A006869_T32QMG_N00.01
2018-06-27 10:01:10 S2B_OPER_MSI_L2A_TL_SHIT_20201202T162410_A006826_T32QMG_N00.01
2018-06-25 10:15:21 S2A_OPER_MSI_L2A_TL_S2RP_20230823T010235_A015706_T32QMG_N05.00
2018-06-25 10:08:23 S2A_OPER_MSI_L2A_TL_SHIT_20201002T082012_A015706_T32QMG_N00.01
2018-06-22 10:05:09 S2A_OPER_MSI_L2A_TL_SHIT_20200929T033414_A015663_T32QMG_N00.01
2018-06-20 10:15:19 S2B_OPER_MSI_L2A_TL_S2RP_20230827T040200_A006726_T32QMG_N05.00
2018-06-20 10:06:26 S2B_OPER_MSI_L2A_TL_SHIT_20190909T151157_A006726_T32QMG_N00.01
2018-06-17 10:02:08 S2B_OPER_MSI_L2A_TL_SHIT_20190909T160130_A006683_T32QMG_N00.01
2018-06-15 10:15:20 S2A_OPER_MSI_L2A_TL_S2RP_20230903T061507_A015563_T32QMG_N05.00
2018-06-15 10:05:22 S2A_OPER_MSI_L2A_TL_SHIT_20190909T163307_A015563_T32QMG_N00.01
2018-06-12 10:02:33 S2A_OPER_MSI_L2A_TL_SHIT_20201202T165633_A015520_T32QMG_N00.01
2018-06-10 10:15:18 S2B_OPER_MSI_L2A_TL_S2RP_20230821T013651_A006583_T32QMG_N05.00
2018-06-10 10:05:34 S2B_OPER_MSI_L2A_TL_SHIT_20190909T175543_A006583_T32QMG_N00.01
2018-06-07 10:03:59 S2B_OPER_MSI_L2A_TL_SHIT_20201001T003307_A006540_T32QMG_N00.01
2018-06-05 10:14:02 S2A_OPER_MSI_L2A_TL_SHIT_20190909T191611_A015420_T32QMG_N00.01
2018-06-02 10:05:30 S2A_OPER_MSI_L2A_TL_S2RP_20230819T160409_A015377_T32QMG_N05.00
2018-06-02 09:58:59 S2A_OPER_MSI_L2A_TL_SHIT_20190909T200702_A015377_T32QMG_N00.01
2018-05-31 10:15:17 S2B_OPER_MSI_L2A_TL_S2RP_20230812T225204_A006440_T32QMG_N05.00
2018-05-31 10:14:20 S2B_OPER_MSI_L2A_TL_SHIT_20201001T004211_A006440_T32QMG_N00.01
2018-05-26 10:05:53 S2A_OPER_MSI_L2A_TL_SHIT_20200929T030431_A015277_T32QMG_N00.01
2018-05-23 09:55:27 S2A_OPER_MSI_L2A_TL_EPA__20180524T183727_A015234_T32QMG_N02.08
2018-05-21 10:07:22 S2B_OPER_MSI_L2A_TL_SHIT_20201001T011448_A006297_T32QMG_N00.01
2018-05-16 10:07:06 S2A_OPER_MSI_L2A_TL_SHIT_20200926T120014_A015134_T32QMG_N00.01
2018-05-13 10:02:30 S2A_OPER_MSI_L2A_TL_SHIT_20201031T095551_A015091_T32QMG_N00.01
2018-05-11 10:07:13 S2B_OPER_MSI_L2A_TL_SHIT_20190911T153931_A006154_T32QMG_N00.01
2018-05-08 10:04:25 S2B_OPER_MSI_L2A_TL_SHIT_20200926T221449_A006111_T32QMG_N00.01
2018-05-06 10:08:22 S2A_OPER_MSI_L2A_TL_SHIT_20190910T031157_A014991_T32QMG_N00.01
2018-05-03 09:56:44 S2A_OPER_MSI_L2A_TL_SHIT_20190910T040710_A014948_T32QMG_N00.01
2018-05-01 10:11:07 S2B_OPER_MSI_L2A_TL_SHIT_20190910T043908_A006011_T32QMG_N00.01
2018-04-28 09:57:59 S2B_OPER_MSI_L2A_TL_SHIT_20190910T053223_A005968_T32QMG_N00.01
2018-04-26 10:15:23 S2A_OPER_MSI_L2A_TL_SHIT_20200929T033824_A014848_T32QMG_N00.01
2018-04-26 10:14:29 S2A_OPER_MSI_L2A_TL_SHIT_20201101T224733_A014848_T32QMG_N00.01
2018-04-23 10:00:33 S2A_OPER_MSI_L2A_TL_SHIT_20200929T084622_A014805_T32QMG_N00.01
2018-04-21 10:04:27 S2B_OPER_MSI_L2A_TL_SHIT_20201202T185513_A005868_T32QMG_N00.01
2018-04-18 10:01:13 S2B_OPER_MSI_L2A_TL_SHIT_20190910T082003_A005825_T32QMG_N00.01
2018-04-16 10:08:46 S2A_OPER_MSI_L2A_TL_SHIT_20190910T085233_A014705_T32QMG_N00.01
2018-04-13 09:56:34 S2A_OPER_MSI_L2A_TL_SHIT_20200926T171443_A014662_T32QMG_N00.01
2018-04-11 10:12:40 S2B_OPER_MSI_L2A_TL_SHIT_20190910T100733_A005725_T32QMG_N00.01
2018-04-08 10:05:10 S2B_OPER_MSI_L2A_TL_SHIT_20190910T105447_A005682_T32QMG_N00.01
2018-04-06 10:09:16 S2A_OPER_MSI_L2A_TL_SHIT_20190910T113001_A014562_T32QMG_N00.01

Next

Return to s2_l2a across 2018 overview