Search s2_l2a whole collection

Cloud cover percentage [0, 100] from:

Cloud cover percentage [0, 100] to (exclusive):

Time when dataset was created (processed) From

Time when dataset was created (processed) to (exclusive)

One of - final|interim|nrt (near real time):

ID of a dataset type:

File format (GeoTiff, NetCDF):

Dataset UUID:

User who indexed the dataset:

When dataset was indexed:

Instrument name:

Label:

Latitude range from:

Latitude range to (exclusive):

Longitude range from:

Longitude range to (exclusive):

Full metadata document:

Metadata type name of dataset:

ID of a metadata type:

Platform code:

Product family code:

Spatial reference code from the provider. For Landsat region_code is a scene path row: '{:03d}{:03d}.format(path,row)'. For Sentinel it is MGRS code. In general it is a unique string identifier that datasets covering roughly the same spatial region share. :

Acquisition time range From

Acquisition time range to (exclusive)

Dataset URI:

Add field

First 150 results (query limit)

Time (local)	Label
2018-03-30 20:49:27	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T28NHN_N05.00
2018-03-30 20:49:30	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T28NGN_N05.00
2018-03-30 20:49:36	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T29NLG_N05.00
2018-03-30 20:49:40	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T29NKG_N05.00
2018-03-30 20:49:42	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T28NHM_N05.00
2018-03-30 20:49:45	S2B_OPER_MSI_L2A_TL_S2RP_20230816T231641_A005554_T28NGM_N05.00
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200926T224912_A014476_T32QQH_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130929_A014476_T33QTC_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20201002T110631_A014476_T33QUC_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091138_A014476_T32PQB_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130911_A014476_T32QPG_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130923_A014476_T33QUB_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091117_A014476_T32PPC_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20201002T110856_A014476_T32PPB_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200926T224845_A014476_T32QPH_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200926T224909_A014476_T32QPE_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130850_A014476_T32PRA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130916_A014476_T32PQA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130943_A014476_T33QTB_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130904_A014476_T32PQU_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T090835_A014476_T32QNE_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091121_A014476_T32PNA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200927T125057_A014476_T32PMV_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200926T175640_A014476_T32PPV_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20201202T201226_A014476_T32PNV_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200926T135637_A014476_T33QTA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130915_A014476_T33QTV_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130912_A014476_T32QPF_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130906_A014476_T32PMA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091024_A014476_T32PPA_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091141_A014476_T32PQC_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130924_A014476_T32QQF_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20201001T032923_A014476_T32PQV_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130924_A014476_T32QRD_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130913_A014476_T32QRE_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130855_A014476_T32PRC_N00.01
2018-03-31 19:14:50	S2A_OPER_MSI_L2A_TL_SHIT_20200929T042016_A014476_T32QRH_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130841_A014476_T32NKM_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130832_A014476_T32NMM_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130854_A014476_T32NNM_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130811_A014476_T32NLL_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130842_A014476_T32NPM_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200929T042009_A014476_T32NLN_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130800_A014476_T32NPN_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201013T022208_A014476_T32NLM_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201018T211025_A014476_T32PNT_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130826_A014476_T32PMT_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130842_A014476_T32NML_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201026T193122_A014476_T32NNL_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201202T201052_A014476_T32PQS_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130845_A014476_T32PQU_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201026T193537_A014476_T32PMS_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201026T194127_A014476_T32PNU_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130841_A014476_T32PMU_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201002T110639_A014476_T32PPU_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201001T021821_A014476_T32PNS_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201026T193648_A014476_T32NPP_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201014T010442_A014476_T32NKK_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130836_A014476_T32PMQ_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200926T224925_A014476_T32PNQ_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190911T162648_A014476_T32NNK_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130754_A014476_T32NLK_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130849_A014476_T32NNN_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130850_A014476_T32NMK_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130847_A014476_T32NMN_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200926T175625_A014476_T32PPQ_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200929T091030_A014476_T32PLQ_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201021T031109_A014476_T32PLR_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200926T224856_A014476_T32PPT_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200927T125118_A014476_T32NLP_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130828_A014476_T32PMV_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20190910T130844_A014476_T32PQV_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20200929T041925_A014476_T32PPV_N00.01
2018-03-31 19:27:06	S2A_OPER_MSI_L2A_TL_SHIT_20201014T010442_A014476_T32PNV_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130656_A005568_T31QBC_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20201202T201225_A005568_T30QYH_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130702_A005568_T30QXH_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130707_A005568_T30QWH_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130702_A005568_T30QYG_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130657_A005568_T31QBB_N00.01
2018-03-31 20:03:00	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130656_A005568_T30QXG_N00.01
2018-03-31 20:15:20	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T31QBC_N05.00
2018-03-31 20:15:24	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T30QYH_N05.00
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T30QXH_N05.00
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201026T194724_A005568_T30NTM_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201017T042028_A005568_T30NUL_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130628_A005568_T30NUN_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201017T035709_A005568_T30NTP_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130603_A005568_T30NVM_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190911T162651_A005568_T30NWM_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130624_A005568_T30QXE_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201015T222227_A005568_T30NTN_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130638_A005568_T30QXG_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130652_A005568_T30PXC_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130546_A005568_T30PXB_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130601_A005568_T30PVR_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130651_A005568_T30QXH_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130538_A005568_T30QWH_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130613_A005568_T30PVA_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130601_A005568_T30PWA_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130605_A005568_T30PVV_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130658_A005568_T30PWV_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201013T022219_A005568_T30NUM_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130658_A005568_T30PWT_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201104T000752_A005568_T30PVT_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201202T201237_A005568_T30PYA_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130557_A005568_T30PVU_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130655_A005568_T30PWU_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201026T194819_A005568_T30PVS_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201101T021552_A005568_T30PWS_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201105T004210_A005568_T29NRG_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130554_A005568_T30PVC_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130620_A005568_T31QBV_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130540_A005568_T30QWD_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130539_A005568_T30QWE_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130545_A005568_T30QVD_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130634_A005568_T30QZD_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130556_A005568_T30PWC_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130600_A005568_T30PWB_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130628_A005568_T31QBB_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130540_A005568_T30PXV_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130539_A005568_T30QWG_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130602_A005568_T30PVB_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130536_A005568_T30PYU_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130609_A005568_T30PUU_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201026T194548_A005568_T30PXU_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130650_A005568_T30PYV_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130608_A005568_T30PTQ_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130539_A005568_T30PXQ_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130612_A005568_T30PUQ_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130551_A005568_T30PWQ_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201017T035710_A005568_T30PXR_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201026T195117_A005568_T30PVQ_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201202T201214_A005568_T30PUR_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201026T194619_A005568_T30NWP_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130641_A005568_T30QXF_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130605_A005568_T30PUT_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201202T201207_A005568_T30PXT_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130649_A005568_T30PXA_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201011T111216_A005568_T30NUP_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130616_A005568_T30NVP_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130640_A005568_T31QBA_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130646_A005568_T30QYF_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201013T022156_A005568_T29NRF_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20190910T130627_A005568_T30QZE_N00.01
2018-03-31 20:15:27	S2B_OPER_MSI_L2A_TL_SHIT_20201101T021410_A005568_T30QYH_N00.01
2018-03-31 20:15:30	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T30QWH_N05.00
2018-03-31 20:15:30	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T31QBB_N05.00
2018-03-31 20:15:31	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T30QZG_N05.00
2018-03-31 20:15:32	S2B_OPER_MSI_L2A_TL_S2RP_20230917T111330_A005568_T30QYG_N05.00

Return to s2_l2a whole collection overview

s2_l2a: Sentinel-2a and Sentinel-2b imagery, processed to Level 2A (Surface Reflectance) and converted to Cloud Optimized GeoTIFFs

Products

All years